Abstract-A new method for the theoretical analysis of the thirdorder intermodulation distortion (IM 3 ) in barium strontium titanate (BST) thin film interdigital capacitors (IDCs) on r-plane sapphire substrates is presented. Two circuit topologies -the dual and series dual BST varactor circuit -are proposed and their theoretical models along with simulated and measured results are presented. Low IM 3 is demonstrated and experimentally verified. By proper selective biasing, very low nulls are observed in both dual and series dual BST varactor circuit topologies which indicate minimum distortion. The measured first nulls are achieved at ±13 V and ±20 V for the dual and series dual topologies respectively. These results demonstrate the potential of incorporating these highly linear BST varactors in silicon on sapphire (SoS) applications.
INTRODUCTION
Barium Strontium Titanate (BST) varactors have found many applications in frequency agile microwave devices mainly due to their performance in the frequency region above 10 to 20 GHz. In this frequency region, which is known as the "varactor gap" region, BST varactors have significantly higher tuning speed, Q-factor and power handling compared to well-established silicon varactor technology [1, 2] . Also, the high dielectric permittivity contributes to the size reduction of the microwave components and compact, smallscaled microwave devices can be realised.
Integration of BST with the existing semiconductor technologies has long been of interest and silicon-on-sapphire (SoS) technology presents one of the possible solutions due to its many advantages. One of the main advantages over traditional bulk silicon integrated circuits is the high isolation between devices. This offers lower power dissipation, higher operating speed and minimum parasitic semiconductor junctions due to the highly insulating sapphire substrate. This technology uses a very thin layer of silicon deposited on an r-plane sapphire substrate, which provides a suitable orientation for the growth of silicon [3] . By depositing the BST film early in the SoS process, the high deposition temperature can be tolerated without affecting the silicon epilayer [4] . Some frequency agile microwave devices that have the potential to be incorporated in this technology had been developed with epitaxial BST thin films on rplane sapphire substrates at 10 GHz and above such as interdigital capacitors (IDCs) [4] , bandpass filters [5] and phase shifters [6] .
Intermodulation distortion in nonlinear semiconductor and BST varactors is also another issue that has gained interest over the past few years. Meyer et al. had previously analysed the intermodulation distortion in varactor diodes using the Volterra series approach in which closed-form expressions for intermodulation distortion in parallel-and series-tuned circuits were successfully derived. Antiparallel and back-to-back circuit topologies were introduced and experimentally verified for achieving minimum distortions [7] . Since then, several research groups have demonstrated the effectiveness of implementing this idea in BST, MEMS and varactor diode technologies to enhance linearity of the devices [8] [9] [10] [11] . A linearity improvement technique based on BST-stacked parallel-plate capacitors has been analysed by connecting several capacitors in series, which reduced the RF swing across each capacitor [8, 12] . RF MEMs varactors in antibiased topology showed enhanced linearity and reduced bias noise [9] . Anti-series and anti-series/anti-parallel varactor diode topologies were presented in [10] , in which the doping profile and area ratio parameters influenced the design to achieve minimum distortion.
We recently investigated the third-order intermodulation distortion (IM 3 ) in BST thin film IDCs and proposed the dual BST varactor circuit topology [13] . In this paper, we have not only experimentally verified the previous technique, but also introduced a new topology to reduce the IM 3 further. Two circuit topologies, the "dual" and "series dual" BST varactor circuit are proposed to validate the theo- retical analysis in comparison with the circuit simulation results. Low IM 3 is experimentally demonstrated in both topologies and, by proper selective biasing, a significant reduction in IM 3 is achieved.
BST INTERDIGITAL CAPACITOR FABRICATION
In this work, IDCs were fabricated on 50 nm thick Ba 0.6 Sr 0.4 TiO 3 thin films grown on 10 mm × 10 mm diced r-plane sapphire substrates. The BST thin films were initially deposited on the 500 µm thick sapphire substrates by pulsed laser deposition (PLD). The details of the BST thin film deposition and material characterisation can be found in [4, 14] . The fabrication of IDCs was realized in a multistep process. First, a seed layer composition of Ti/Ni/Au was deposited using e-beam evaporation. Next, the IDCs with adjacent open and short-circuit calibration standard patterns were achieved by lift-off. A 2.5 µm Au layer was then electroplated within the defined plated seed layer region. Finally, the non-plated seed layer region was removed by chemical wet etching. The purpose of the open and short-circuit calibration standards patterned adjacent to the IDCs was to de-embed the parasitic elements related to the interdigital electrodes from the measured data to accurately determine the final capacitance and Qfactor values of the varactors [15, 16] . An array of IDCs with different sets of geometry in terms of the finger gap, finger length, finger width and number of fingers was realised. The finger gap ranged from 2 µm to 8 µm and finger length from 90 µm to 130 µm. The finger width and number of fingers were fixed at 5 µm and 8 respectively. The IDCs were designed with two sets of electrodes to enable ground-signal-ground (GSG) configuration. The IDCs are shown in Figure 1 .
The BST varactors were selected based on the measured performances in which they had reasonably good tunability of ∼ 43% and Q-factor values in the range of ∼ 13.4 to 78.3 from 0 to 40 V at 10 GHz. Note that the highest tunability of 64% was recorded with the 200 nm BST films but compensated by the lowest Q-factor in the range of ∼ 7.8 to 32.2 [4] . The reduction in the tunability of the measured 50 nm BST film was caused by the tensile strain. However, the permittivity remained quite high, ∼ 800 at 0 V. The capacitance and Q-factor values were computed using an RC equivalent circuit model, taking into account all the parasitic elements associated with the pad metallization [14, 16] .
THEORETICAL ANALYSES AND SIMULATIONS

Theoretical Analysis of Dual BST Varactor Circuit Topology
In order to analyse the nonlinear behaviour of the BST varactor, a polynomial expression is initially defined as shown in (1), which perfectly fits the measured capacitance values,
where 16 are the coefficients of the polynomial, and V is the sum of bias voltage, V dc and RF voltage, v. This 16th degree polynomial equation also compares favorably to the nonlinear BST model in [17] , where the fringing capacitance, C f is taken into account. The comparison between the polynomial equation in (1) and the measured capacitance values is shown in Figure 2 . The general nonlinear capacitance of a varactor can be expanded by a power series as a function of the incremental voltage v and is 
The polynomial expression in (1) is then converted into the form of (2) and the value of each coefficient (C 0 , C 1 and C 2 ) is extracted with respect to its incremental voltage, v as tabulated in Table 1 . These coefficients are subsequently substituted into the wellestablished closed-form IM 3 expression of a varactor diode [7] , where it is found that this expression is also ideal for the analysis of a BST varactor. Table 1 . Coefficients of ideal dual BST varactor circuit topology.
IM 3 is defined as the ratio of the magnitude of the third-order distortion component to the fundamental signal. Recently, this IM 3 expression has been slightly modified from [7] to perfectly fit the simulated data and is given by
where V o is the peak of each fundamental output voltage and the thirdand first-order Volterra coefficients are derived as
and the second-order Volterra coefficient is derived as
The simplifications in the above equations are the slight modification in (3) for redefining the IM 3 in terms of the average output power, P av to match the simulated data. Also, the exclusion of the inductance, L as observed in (4) to (7) from the original equations in [7] are needed to implement the two circuit topologies proposed, the "dual" and "series dual" BST varactor circuit.
The ideal dual BST varactor circuit topology is illustrated in Figure 3 and the IM 3 have been theoretically analysed in [13] . The concept of this topology was to integrate two identical BST varactors in a parallel mode with opposite bias voltages applied (antiparallel topology). Since the nonlinear C-V curve of the BST is symmetrical, either varactor can be forward or reverse biased, yielding the term "dual" topology. The DC blocking capacitor decoupled the varactors for individual biasing. Theoretically, by applying opposite bias voltages, the nonlinearity of one varactor will cancel the other and this will lead to the perfect cancellation of the second-order coefficient, C 1 [7, 13] .
The ideal dual BST varactor circuit topology coefficients in Table 1 single varactor for comparison. Also, the negative voltage, −V dc is applied to the right varactor. Here, it can be observed that the secondorder coefficients, C 1 is perfectly cancelled out due to the sum of C 1left and C 1right . The sums of "left" and "right" of similar coefficients are then substituted into (3) to (7) to compute the IM 3 .
MAPLE and ADS software were utilised to compute the IM 3 equations and simulate the dual topology respectively. Two-tone signals, 1.80 GHz and 1.81 GHz were used. Here, the measured BST varactors with capacitance values of ∼ 0.3 pF at 0 V were defined and the varactors were swept from −40 V to 40 V.
The IM 3 theoretical model and simulated results show excellent agreement. For the dual topology in Figure 4 , it can be observed that the nulls are lower compared to the single topology at specific bias voltages, indicating minimum second-order coefficient, C 1 . The first null can be achieved at ±9 V with an average of 10 dB linearity improvement. The second null can be observed at ±36 V with 13 dB linearity improvement. Hence, by proper tuning at a low voltage of ±9 V, a significantly low theoretical IM 3 can be achieved. In the next section, with the introduction of a new topology, an improved IM 3 is expected over all bias voltages.
Theoretical Analysis of Series Dual BST Varactor Circuit Topology
The IM 3 equation in (3) is also applicable to the ideal series dual BST varactor circuit topology shown in Figure 5 by substituting the proper varactor coefficients. This topology is proposed to further reduce the nonlinearity in the dual topology. It has two identical BST varactors in series with opposite bias voltages applied (antiseries topology) and, in parallel with another identical set, yielding the term "series dual" topology.
In Table 2 , the coefficients are summed up for the antiseries connections. Here, it can be observed that the second-order coefficient, C 1 is perfectly cancelled out and the third-order coefficient, C 2 is reduced significantly.
For the series dual topology in Figure 6 , it can be observed that the entire IM 3 level has dropped significantly compared to the single topology. A 13 dB improvement can be achieved at 0 V and at higher bias voltages, an average of more than 40 dB improvement, starting from the first null at 20 V. The lower IM 3 achieved in this topology is due to the second and third-order coefficients being minimised [7] .
Since measured BST capacitance values with slight tolerances between them were implemented in both dual and series dual topologies, the perfect cancellation of the second-order term or much lower third-order term could not be achieved. However, linearity improvements can still be realised.
MEASUREMENTS AND ANALYSES
The selected IDCs as discussed in Section 2 were mounted on a 20 mm × 32 mm Rogers RO4003C board with a dielectric constant, ε r of 3.38. Two diced chip varactors were positioned in between the 50 Ω microstrip signal lines and ground planes and, integrated in a dual BST varactor circuit topology. On another board, four diced chip varactors were integrated in a series dual BST varactor circuit topology. Each diced chip had three varactors in array (two varactors as spares) with a footprint of 1.5 mm × 2 mm. On both boards, a 22 pF SMT capacitor decoupled the left-hand and right-hand sides of the chip varactors for biasing purposes. These varactors were wirebonded to the external 50 Ω signal and ground Au-plated Cu microstrip lines. The circuit board was mounted on an aluminium block for mechanical stability. The Device Under Test (DUT) is shown in Figure 7 .
The DUTs for both topologies were initially designed in ADS, including the microstrip lines, bondwires and SMT capacitors and simulations were performed. The third-order intermodulation distortion (IM 3 ) was then measured by applying two-tone input signals at 1.80 GHz and 1.81 GHz. The frequencies were chosen to accommodate for the measurement setup which operates within the frequency range of interest. The measurement setup is illustrated in Figure 8 which consisted of signal generators, amplifiers, bandpass Table 2 . Coefficients of ideal series dual BST varactor circuit topology. Figure 7 . Device under test of the dual BST varactor circuit topology.
filters, isolators, a power combiner, bias tees, power supplies, an attenuator and a spectrum analyser. Power amplifiers were used to generate sufficiently high input power levels to enable the BST varactors to produce IM 3 peaks above the noise floor. Each power amplifier has a built-in isolator to prevent the signals from reflecting back to it and the signal generators. Also, the isolator helps in avoiding possible leak-through from one signal generator to another [12] . Insertion losses between 0.5 dB to 1 dB were achieved when the DUTs were connected between the bias tees. For the dual topology, the IM 3 simulated and measured results are shown in Figure 9 with the BST varactors biased up to ±25 V. The measured first null is achieved at ±13 V, a ±4 V shift from the ideal value, however good agreement is observed where the general trend of reduced distortion is realized. A 5 dB deviation at higher voltages starting from 20 V between the simulated and measured data is observed.
In Figure 10 , the entire IM 3 level has dropped about 5 dB for the series dual topology compared to the dual topology at 0 V. The measured first null was achieved at ±20 V with a ±8 V shift from the ideal value, though good agreement is observed. The general trend of much reduced distortion compared to the dual topology is realized. In comparison with Figure 6 , the first null of this simulated result becomes significant at ±13 V due to the extra "islands" introduced in the circuit. These islands are basically small area of microstrip lines which served as negative nodes for opposite biasing of the varactors.
The voltage shifts in both topologies were most likely to be caused by the degradation in the tunability of the BST varactors due to the compression of the C-V curves resulting from the high input power levels [18] . As shown in Figure 11 , the compression of the C-V curves for the single BST varactor due to a continuous increase in input power levels, results in the degradation of its tunability. It can be observed that as the input power increases from 0 to 30 dBm, the peak capacitance (C max ) at 0 V starts to compress. In Figure 12 , the nulls are shifting to higher voltages as the input power increases. As observed, the first nulls are shifted to 9, 11 and 15 V for 20, 25 and 30 dBm respectively. An alternative to reduce this degradation is to increase the stacking of the BST varactors similar to [8] .
The dual topology C-V curve is compressed further compared to the series dual topology due to the larger RF swing across the varactors, resulting in a broader C-V curve. A broader C-V curve tends to have better IM 3 which contributes to a higher third-order intercept point (IP 3 ). This justified the slight deviation between the simulated and measured data at higher voltages in Figure 9 .
Several single bondwires were also used on the DUTs, mainly in the series dual topology, which contributed to the parasitic inductances and degraded the IM 3 level. Figure 13 shows the simulation which confirmed the effects of these inductances that degraded the IM 3 level by 6 dB at 0 V. Figure 11 . Compression of the C-V curves for the single BST varactor due to increasing input power. Figure 12 . Shifting of the nulls in the dual BST varactor circuit topology due to increasing input power. Figure 13 . Bondwire effects which degraded the linearity.
CONCLUSION
A new method for the theoretical analysis of the third-order intermodulation distortion in BST thin film interdigital capacitors on r-plane sapphire substrates has been presented. Two circuit topologies have been proposed for linearity improvement. Results from the developed theoretical models have been presented and compared with simulated and measured results. By biasing appropriately, significantly low nulls can be achieved due to minimum distortions. The performance degradation caused by tunability compression and bondwires have been confirmed through simulation. The good linearity achieved in these circuit topologies has the potential to be implemented in silicon on sapphire applications.
